Renesas Electronics /R7FA6E2BB /CEC /CECEXMD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CECEXMD

7 43 0 0 00 0 0 0 0 0 0 0 0 (0)LERPLEN 0 (0)RERCVEN 0 (0)RCVINTDSEL

RCVINTDSEL=0, RERCVEN=0, LERPLEN=0

Description

CEC Extension Mode Register

Fields

LERPLEN

Pulse Output Function Enable by Long Bit Width Error

0 (0): Detects only a long bit width error.

1 (1): Detects a long bit width error and outputs an error handling pulse.

RERCVEN

Start Detection Reception Restart Enable

0 (0): Does not restart reception when the start bit is detected during reception.

1 (1): Restarts reception when the start bit is detected during reception.

RCVINTDSEL

INTDA Reception Interrupt Timing Change

0 (0): EOM timing (9th bit of data)

1 (1): ACK timing (10th bit of data)

Links

() ()